

-: HAND WRITTEN NOTES:-

OF



ELECTRICAL ENGINEERING

-: SUBJECT:-

MICROPROCESSOR

© Wiki Engineering

www.raghul.org



© Wiki Engineering www.raghul.org

MICROPROCESSOR

3)

IES - (n.) multi-sobj = 5-6 Q (8085) + 1 Q (8086) L> Conventional = 30 to 40 marks.

Definition: * It is electronic device that fetch instruction from memory execute them 4 provide result.

It is electronic device that have combuting to decision making capability.

Memory: ROM = ROM

RAM = Main Memory = Memory.

Moter A Mb. can't perform any task on it's own MP = H/W MP + S/W.

ROM - All system related information store in it - It come in the bicture at the time of bour switch on condition.

RAM - [HP] JACON


Programs or instructions always teed in RAM,
it is also called main memory or memory.

it is also called main memory or memory.

ucomputer of all the task of apu berton by

up, then such type of device is known as

urombuter.





A. Lang. Assembled 1/17. long * Assembler is a s/w +hat convert (translat > If task is performed by manually then it is known as hand Assembly. A.L - M.L. All platform dependent languige known as low kve Low level language: Ex> All m/c language 4 assembly language. High level language: All blatform indépendent language known as tig level longuage.) EX- C, C+T. Source Cook Interpretor Tobject. Cook Machine machine understandat user understablendable. compiler: It read whole program at once prod it's object code, that executed by processor. -> It is a s/w. Ex= C, C++ Interpretor: It reads one instruction at a time broduce it's object cook, that is execute. thy processor, before reading next instru © Wiki Engineering

www.raghul.org

Note -BOBS is commonly known as BOBS UP. It is based upon MMOS tech. It is improved version of 8080. It is 8 bit up. chara custer Bit of MP. Pata executed by MP in one W/c cycle is bit of MP Size of A-L: U. (Arithmatic & logic unit) is also known as bit of up. Bus + It is group of (parallel combination) metal wire that is used for interfound b/w two different device. All instruction of 8080 up is exactly commo in BOBS MP. upward combatibility Instruction set of BOBOTRIM+SIM = Inst. set of used tech MP bit of MP. PMOS 4 bit 4004 NIMOS a bit 8008 MMOS 8 bit 8000 MMOS B bit 80 85 HIMOS (HE High 16 bit density ammid 80 86 8/16 bit HIMOS. 60 BB

noon is the externmelly a bit 4 intermally 16 bitup





- of rins direction outword = 27
- 3 No. of Pins direction inward = 21.
- (4) Address Pins

- -> 16 -> Unidirectional 4 outword.
- be interfaced = 216 location.
- 1 Pata Pins.

 - Bidirectional.
- -7 Lower 8 pins of address times can also be used as data lains.
- -> may memory that can be interface with 8085 = 216 XB bits.

= 216 Byte. = 65536 Byte.

- 210 = Kilo. = 26 K. Byte.
- 220 = rnega. = 64 K. Byte.
- 230 = Giga.
- memory word size > max no. of bits that co be stored at particular memory location that is known as word size.
 - 216 x8 bits memory, Find max no. of Hore wave Pins. SIRAM. = 16+8+Vcz + VG118+WR+RP4

add fright al did forta. (20 or 29) may or way no be-

Correct & Statute in pins or -> Control + status pins direction mixed direction! * Siz By measuring logic on that we can find i * IOM = 1 = data transfer from 20 = 0 = data transfer from memory. * WR = 0 = write operation can be performed. RT = 0 = Read operation can be performed. Einstoob bit. WR = 0 }X 11111 nibble Til = dite WR = 1 ? 111 11 0111 = Byte RT = 1 @ ALE (address latch Enable): -> A77 - A70 = add. ALE = 1 Air - Ayo = data. MP 8085

© Wiki Engineering

Notes > A sequential cht maybe a latch it it is level trigger or tollows its characteristic equin definite duration.

- A seq. ckt may be a thip flop, if it is edge trigg or follows its char. egg in definite time instant.

*

multiplexed/demultiplexed as data pins.

It multiplexing & permultiplexing = Time division Multiple = TIMM.

* serial data transfer pin-

SIP = Sevial i/p data through this pin by use sop = sevial o/p data through this pin by used sim inst

RIM = Read interrulal mask. SIM = Set interrupt mask.

+ Power supply + treq. pins-s

7 = operating they = 311112.

-7 To get 3.10HZ clark trea a 619HZ crystal

oscillator connected b/w x1 x x2 x use a internally divide by two ckt to get 3 MHZ. clock frequent + clock out or By use of this pin clock freq. provide by up to other interfaced peripheral for better synchronization. + Externally initiated signal Pins 8,678 5 pin or 6 pin (Reset) TRAP Enterropts RST 7.5 +s/w interrupt. RST 6.5 interrupt. TATR By use of this pin PMA(direct HOLTO. like peripheral make request to up for relinquish to its data pins slower.

© Wiki Engineering

of was leave slower beatleneral and interface with 8085 MP. RESETANT By use of this pin Reset command gives to MP for reset. Moter As soon as 8085 Mp receive reset comman it generate reset out command for reset of other & interfaced peripheral INTERNAL ARCHITECTURE. + ALU Arithmatic 4 logic unit - Accumulator. > Timing 4 control ckt. - Registers. -> Rigister array. * Interrupt control register. 7 Temporary Registers. Latches. Registers. special Purpose Regist General Purpose Rigister (user Accessable luser not accesse (user accessable) > E Tobil? TACCHMUlator (A)
> E Tobil? Trag Reg-or Status Reg(F) - Temberan ? abit Reg. - Interryplan + 1 stack Pointer (SP) Peg. Late Les? 10 16 hit? [> Regram Counter (PC). used in pag somming. user accessable =

© Wiki Engineering

Notes In BOBS, B, Bbit register + 2, 16 bit regist, are used, that are user accessable.

(14)

(i) Accumulator->

+ It is a bit special type of Reg.


no. then one no. always from accumulator for vesult will also store in Accumulator.

in status or Hag Reg ->

+ It is a bit special type of Reg

+ It's definite bits also works as flags

* In BOBS, 5 Hags are define at definite bit of they. Reg.



x = don't care.

condition generate in Arithmatic 4 logic enteration

© Wiki Engineering

www.raghul.org

@ sign flag 7 (s)

It in the final result of arithmatic 4 logic operation, 17 bit is i, then sign that is set i.e. no. is-ve. B

-> if Pt. bit is or MSB=0, then S=0 or no. is tre

(6) zero #lag (2).


If in the final result of A 4L. operation al' bits are zero, then z = set (1).

otherwise z = Reset (0).

There is no relation among the Hags, they affect according the result of A4L operation respectively.

Parity #lag (P) It in the final result of A 1 L operation, total no. of is is even, then parity #lag will get set = P=1 if total no. of is is oold, P = 0 - Reset.

10 10 0011 P= 1 10 11 0011 P= D 00000000 P= 1



Co Auxinary many (AC) Fig

Puring the A4L operation it carry passes from 13- My or lower nibble to upper nibbl then Ac flag will set.

AC= 1 .


otherwise AC = 0. MSBY TO TS PY PS P2 T, Po de de de du ; de de de de

Moter & five flag. divide in two category.

- (i) status of flag that affect according final result of A + L operation - (& ZP)
- (ii) status of they that affect according condth generate during the operation, (CY AC)
- @ out of five flag, status of 4 flag can be used by programmer during the programming (CZ, P,CY)
 - status of 'Ac Flag not available for program -> status of Ac Flag used internally for the BCV adjustment of content of accumulate at the time of execution of DAA instruction MAA - recimal adjustment of content of accumulator.

BCP = Binary Cooled decimal. -> It is not binary no. it is binary auck decinal - Every oligit of bindeamal coole in 4 bit of binary.

Wiki Engineering



© Wiki Engineering

www.raghul.org

MOV BC MVI P 20H LYI H 10 69H. 6/12/

(19)

Moter * It a 16 bit no, teed in memory then lower order add. I higher order byte at lower order add. I higher order byte at always at higher order add.

of It a 16 bit no. store in register pair then a bit reg. coupled in specific manner.

BCZ = B. PEJ = P. HLJ = H.

Higher order byte of 16 bit no. will always store in higher order register. B?

4 lower order byte always store in lower order register. C?

-> PSIN) = Program status word.

-> Pt is 16 bit user define register.


E A F. Flag Register
Accumulator


* PROGRAMMING.

Instruction The is command that gives to up to perform a specific task on specific date Format of instruction

Lable : except operand; aliseriptions

(c) evational





IINS = Instruction word size.

Total memory location required to feed. instruction in memory is called I his.

-> on the basis of IWS inst. are of

three type. (i) I Byte inst.

(ii) 2 Byte inst.

(iii) 3 Byte inst.

O It in the instruction Register, Register pair or no-operand. I his = 1 Byte.

LYAX B. T IBYTE.

@ It in the instruction a bit no., either as an address or as obta is given then INS = 2 Byte

RN 56H TIWS= 2 byte. 3 It in the instruction 16 bit no. either a add or as data is given then IWS = 3 byte LXI B 2016H ? IWS = 3 byte LTA 5926. YNAME. Instruction-->FORMAT. →IINS. -DPERATION. mov BCZ diff. -> STATUS OF FLAG. ->APTRESSING MOTE ->MACHINE CYCLE -> T- state. opeade Mote's In BOBS 74 opcodes (operational code) are available, by that 256 inst. can be def

But only 246 inst. are available in 2085.

That opwodes has 11 Groups ->

The D & bit data transfer inst.

(a) MOV Rd, Rs

Rd = destination Reg & A, B, C, P, E, H, L&M.
Rs = source Reg.

-7 MOV BC MOV PE

- INS = 1 BYte.

- operation's which this inst-will execu


then content of scurce Reg. (Ps) will pass in Ra Reg. [Ra] - [Re] MOV A, C [A] = 26H [C] = F 6H [A] = F6H [C] = F6 H M: It is & bit user defined register in main memory. 4 its address is the content of HL register pair. [H] = 16 H pin 16974 + Adal [1] = 3 DH -mov BM. memory. [B] = acH. @ MVI R, Bbit data - R = A, B, C, P, E, H, L 417. -> operation - when this instruction will execute O bit data given in the instruction will & [R] - 0 bit data) * Hotel 34 of store in R. is I, then no. e EM MVI D, 69 H. given in data. inst. is always [D] = 69H. data, other wise no, is address ZWS = A Ryte, 41×3 B 10/1711 -3M IZH data Yadd. © Wiki Engineering www.raghul.org

CO IN 8 bit port ada

-> INS = 2 Byte.

-> operation: withen this instruction will execut then a bit data available at the port ad given in instruction store | Pass in Accumula Motes In 8085 ilp + olp boxt add is of 8 bit so may no. of 3/P that can be connect =251 4. 11 11 11 0/P .. 11 11 11 11 = 20 = 25e

- max. no. of 2/p+ o/p devices that can be connected = 256+256 = 512.



IN AOH

-> [A] = 21 H.


@ OUT & bit port adal


-> IWS = 2 Byte

- operation: when this inst. will execute content of accumulator will available a 8 bit port add given in the instruction

Ext [A] = F 2H (Accumulater). OUT 53 H 53 port oobl = F2

11/11/10/01/01





2000 H MOV BC 2001 MOV TE 2002 MVI A 29 H 2004 (HLT) 2005 ___ [PC=2005] Moter All above inst. is wachine control inst. so status of flag will not after

23

PC X PC+1

The process .

Form of address of data given in the inst is known as addressing mode.

- (1) Register add made It address of obt given in the form of Reg
- EM MOV BC (ii) Direct add mode > If add of data directly given in instruction.

PARTY OF 8 TH 25H.

- (iii) Immediate Add mode . It data itself given in the inst. EMMVI B 20H.
- 脚 Mote > It op- code has last chara. I the it is immediate addressing made & vice - versa is not true.
- (iv) Register Indirect / Indirect Reg / Indirect add was It add of data given in the form of content of Register.

EXT MON BIN

(v) Implicit addressing mode / Ruplied add mode It add of data is not required & it is defined in opcode. EM MOP, HLT, CMA 3rd group (i) 8 bit Arithmatic instruction (a) A77 R -> PWS = I Byte -> R = A, B, C, T, E, H, L, &M. - operation: withen this inst. will execute content of 'R' will get 'added [A] 4 final result will store in [A]. 0 [A] + [R]. EXT [A] = 29 H. [B] = 56 H. 1001 [A] = 0010 0110 1010 = [8] A77 B. 1111=784 [A] = 0111 (R = [B] = 56H) [H] = 30H 12H 20F6 [L] = F6H HOL = [A] ATT M [A] = 00010000 [m] = 00010010 R # 10 = Register add Made. 7 © Wiki Engineering _____www.raghul.org ____

(B) API B bit data

-> 2WS = 2 Byte.

- operation: Inthen this inst. will execute, Bbi data will 'add' in content of acc. 4 result will store in [A].

[A] < [A] + 8 bit data

- Add mode = Immediate.

© SUB R

- 2WS = 1 Byte

- R = A, B, C, T, E, H, LAM.

- operation: [R] will get substracted from conten of accumulator to result will store in Accum [A] - [A] - [R]

-) Add mode ? R + M Register add. R= M Indirect Reg. add

@ SUI & bit date

- 2 WS = 2 Byte

- operation: B bit data given in the inst. will get substracted from content of [A] 4 result will store in LA]


[A] - EA] - B bit data


-> Add wook > Burnedigte

(C) THR R - 2WS = 1 Byte. > R = A, B, C, P, E, N, L &M.

```
operation; content of R increased by I triuly
  will store in R.
        [R] < [R] + ILLB .
- Add. mode + R&M - Register add. mode.
                R= 17- Indirect Reg. add.
                      - [B] = 0010 1001
     MVI B 29H
743
                       [8] = 00101001
      2HR B.
                              00101010
                            [B] = 2AH) A
(1) PCRR.
 - 3448 I I 2018 -
 - R = A, B, L, 7, E, H, L, + M.
 -toperation: content of R' decreased by i' f
      result will store in R!
            ERT - [R] - 115B.
                   P + M - Register and mode .- +
                   P=M - Findirect add. Mode.
  - Add. mode;
 Mote: O ADD, ADI, SUB, SUI will affect status
            of all मिक्नु.
 B) INR 4 PCR will affect only status of
     four flags [s, z, AC, P]
   - 3 HR + DCR will not aftert status of carry the
   183 - FF 8 - PPTT 1717
   2HR B. 0000000
                                   www.raghul.org
   © Wiki Engineering
```

(i) & bit logical instruction.






(a) AMA R


-> operation + Content of Rwill get AND operation with content of [A] , bit by bit 4 result will store in A.C.

(b) AMI B bit data

- operation: & bit data given in inst. will get AMY operation with content of [A] bit by bit a result will store in FA].

- Add moder Immediate gold mode.





=7					
	A	B	1		
	0	0	1		
	0	0			
	1	1	11		

- operation; [R] will get or operation with conter of EAT bit by bit 4 result will store in . [A]
 - R +M -> Register Add, Mock. R = M -> Indirect Reg. Mode, - Add mode's

(b) ORI & bit data

- operation + 6 bit data will get OR operation with content of [A] bit by bit 4 result will store in [A].
 - Add. mode & zumediate : Addressing.

Extor operation;

-Y = ABB = AB + AB

Α	B	1
0	0	10
0	1	11
1	O	1
1	1	10

W XRA R

-> 2WS = 1 Byte

- R = A, B, C, P, E, H, L+M. - operation: content of R will get Ex-OR operation with [A] bit by bit 4 result will store in [A].

-> Add mode to R + M -> Reg. add. Mode.

R = M -> Indirect add. Mode

[A]=26H | [A] = 0010 0110 [P] = P24 | [M] = 1101 0001 143 XX B [110 11 1] = [A] [A] = F7H. YRA T. [7] = PIH .

6) XRI, B bit data

- PWS = 2 BYE.

-> operation's B bit data in instruction will get EX-OR operation with [A] bit by bit t result will store in [A].

-> Add. mode + zmmediate Add. mode.

4) cmA no operand

-> complement of accumulator.

Moter. A 1 De T = A.

-> ZWS = 1 Byte.

- operation: content of [A] will get complemente bit by bit 4 result will slove in [1 © Wiki Engineering www.raghul.org

28 H. [A] = 0010 1000 (32) [A] = [1 10 10 1 1 1 = P7 H CMA / = According to the

			-	1	1
Note : 1	S	Z	AC	P.	CT
3		1	1		101
AMA	1	1-	1		10
IMA	1	+	10		0
ORA	1	1	10	1	0
OR I	1	1	10	1	0
XRA	1		10		10
XR2	1	-	xtx	X X	1X
CMA	17	-			

result. X = Not affect of 1 = set.

o = Reset.

- + O cma will not affect status of any Hag
 - AMP, OR, EX-OR will always reset the Comy the
 - 3 AMY operation always set the AC Hag.
 - 1 OR 4 Ex- OR operation will always reset the AC flag.
 - 1 AMP, OR, EX-OR affect other flog, as per result

Question : FFOOTNVI A 23 H

FF02 MVI B 32 H.

FFOYYRA B

FFOS AVI BOH


FFOT HLT

After the execution of HLT inst. Value of PC = 2. , B = 1. , PSW = 2.

Sol's PC = FFOOH.

[A] = 23 H. 23 [B] = 32 H 10000100 [A] = 0 010 0011 (8) = 00110010 [A] = 00010001, [B] = 324 we have [8] 332H. taken don't BBH = 10 00 1000 care = 1001 1001 -> Accumulator PSW = A F-7 Flag. Reg = 9984H. AR After the MVI A ZAH. execution of progra ATT A status of flags. DRI AF I HR A CMA S Z AC P. CY TA] = RAH Solt 00 = 001010101 100 [A] = 00101010 1 Pre=0 010-10100 = 10101111 Flags 7 AFH [A] = 111111 01110 INR A 0 000 0000

[A]



different type of task perform is known as m/c cycle.

-> In BODS MP, six types of m/c cycle are defined.

a op-wde feth m/c cycle (F/s):

Time required for execution to tetch obtain (m/c code) regarding a instruction from memory is known as ob-code tetch m/c cycle.

-> TMOV BC - 1 Byte Fryk wde.

Moter + It is first or only first w/c cycle of every instruction.

* ob-coole tetch m/c cycle, is the special case of memory read operation.

* F = 4T S = 6T.

T-sate. IT = 1 sec

of the code regarding, opcode fetch m-cy that req. 6T state for m-code .

CALL, RET

RESTART

THX, VCX

SPHL, PCHL

© Wiki Engineering

1 memory Read M. Cy (R) =

Total time required for execution to read a bit data from memory. (36)

(R = 3T.)

@ Memory write M. Cy (w);

Total time required for execution to store B bit data in memory.

(IN = 3T.)

@ Input read M. Cy. (2);

Total time required for execution to read 8 bit data from ilp bort.

(I = 3T)

@ ofp write m-cy (0):

Total time required for execution to make available si bit data at olp port.

(0=3T)

@ Bus idle M.Cy. (B):

Puration for which buses of up will be in idle condition, during the execution of some specific inst

(B = 3T)

Mote: This m/c cycle as required only in MAD instruction.

	-03 100	The same of the sa	- 415			
op-wde Fetch w/c (F/s)	0	0	1_	1	1	
memory Read M-cy.	0	0	1	1	0	(9)
memory write	D	1	0	0	1	
2nput read M-cy (2).	1	0	1	1	0	
olp write m-cylo)	1	1	0	0	1	
		1	1			2

$$\frac{S_1 S_0}{1 \ 1}$$
 op wock fetch m. Cy.

1 0 Read operation.

0 1 Write operation.

 $\frac{S_1 S_0}{0 \ 0} \equiv \text{Bus idle M. Cycle}$

Branch operation &

Loop is the special case brand == >


- > In 0005, there exist 3 instrs. defined branch oberation
 - MTMP

 - CALL


 CO RESTART


IMP . It is of two types -


- O unconditional just inst
- @ conditional just inst.



	ndition satisfied]	INP INST. WITH EXECUT
otherwise skip	it.	JPE 39
-> Add. Mode -> status of	Hag will not	
Inst.	M.Cy.	T-state.
(in they BC	F	7 T
(ii) MVI 17,29 H	FR	7-7
Giij MON BM	FR	7 7
and wan wil	E W	47.
(VI) TH ZFH	FRI	107.
F. 1001 2F 7 Port		
Comboller goes to E.		IOT.
(vii) OUT 25 H	FRO	
3000 <u>OUT</u> . 3001 <u>25</u>	F	9T.
BTTA Ciny		
Gran ANB		








© Wiki Engineering

www.raghul.org

-> Acid. Mode; indirect regulara (43) C STAX RP--> operation; content of accumulator will store at 16 bit add. in memory, that is given in the form of content of Rp. [[GA]] (-[A] H 6805 Hat [A] = 12 H. HEBOS VIXI STAX P -> M-04-1-Motes for LP.AX, STAX. RP = BC & = Mote: Pata transfer inst., so status of flog wi not affect. 6th Group. 16 bit arithematic instruction @ IHX RP -> RP = BC ZB - operation: Content of Rp will increase by one f -> INC = & Byte. result will store in Rp. Ro - Rp + 1LSB - Add Mede: Registry and. -> m-14 - s.


D DCX RP
-> 3WS = I Byte
$\rightarrow R0 = BC$
- operation: content of Rp decrease by one + result!
- operation: content of it
will-store in PRPJ+1
-> Aold. mode! Reg.
Note! INX + PCX will not affect status of i
Note: INX 4 PCX
and 1.0
7th Group. V. sup.
(i) a bit logical notational inst.
The ce inst. execution
-> When these hit either left or night as
o obeyand comen and with his
and the oberarion
a aloca/AVa
-> INSt 1 Byte. -> operation: - content of [A] notate left or right
by 1 bit as per instruction.
by 1 bit .
- Add mode: Implicit Add Mode.




BF LYI 4, 2000 H	memory add.	Content!
(96) LVA 2002H	2000H 2001 H	00H 1
TRA M MOV E, A.	2002 H	02 H (
mv3 7,20	2003H	03 H1
LPAX P. OUT OI.	at old port	m disphy,
Solic $\rightarrow [H] = 20 H, [L] =$ $\Rightarrow [A] = 02 H.$ $\Rightarrow [A] = 00000$ $[M] = 0000$ $[A] = 0000$ $[A] = 02 H, [A]$ $\Rightarrow [A] = 02 H.$ $\Rightarrow [A] = 02 H.$	0010 0010 0010 J=02H.	
Solc 1000 -> [H] = 1010	at of post of above prograt of above prograt of of at H & gar	

SURM [A] = 1010 0001 [M] = 0000 0101 [M] 1001 1200

OS TI POTT How many time loop MYI A, FOH will execute. ORA IHR Loop. JMC LOOP. HLT. [A] =, FO = 1111 0000 - CY=(11110000 Sole 00 00 1111 EA3 ORA 11110001 THRA (A) = 11110001 111 0010 YIMR WIT -7 Infinite times loop will execute. not 974 8th Group (1) O bit logical compare instruction. (a) CMPB. -> 3ANSE A, B, C, P, E, H, L & M. -> operation = content of R' will compared with con -> 28 = 1 Byte. of accumulator 4 status of Hay - affect accordingly. Mote; at is nothing but SUB(A-R) 4 status of flag will affect according the result of su (A-R), but content of A & R will not change it means, Result of SUB(A-R) will discarded. R # M = Reg. add mode = F Adal Mode : R = 11 = Indirect add world = FR © Wiki Engineering






```
comp. Final Hs decingleq.
Ext ofiver no. Is in
     1010 = - (+5) = -5.
    3'5.
     0101
  @ given no. in 2's comp. Aind 148 decimal eq.
                          = - (6).
       1010 25 6000 0110
   Experiment !
                    => CA] = 00110111
   * [A] = 37 H
                        [B] = . 00100101
      [8] = 25
                            = 00010010
       [8] - [A]
                      CY = 07
                       5=0
   In compyter.
                       2=0
                       P= 1
   A+ (-B).
                       8= 2A
   A+(2'2B).
                                   CY = 1
    110 0 = [A].
                      0111
                                    S = 0
                                    7 = 0
                      1011
               1101
                                    P= 1
   2" [B] = +
                       0010
                                    AC= 13
            7 0001
                                             CY = 1 '
                                     0101
                            0010
                  EAJ =
                                             5 = 4
  7 [A] = 25 H ..
                                     0111
                                             T = 0'-
                            0011
     [B] = 37 H
                    (8) =
                                     1110
                             1110
  3m computer
                            0 = M3
   2'sa[18] = + 1 100 1001
                             0=1
             11101110
                             -2 = 0
                             P-1 0
     © Wiki Engineering
                                          www.raghul.org
                             AL= OJ
```


O (A-R) direct. Sy Juse this. A+ (2° of R) - AC. ? use this. 3nd wethool. A-B = A+25.B. CY = 272 S Z After the execution Example; MVI A 29 of prog: content of ORAA. A=2. 4 C7=2. RLC RAL HLT. -> [A] = 29 = 0010 1001 CA] = 00101001 -> CY = 0 00101001 - OR A -> Cy=0 without carry [A] = (0 0 | 0 0 | 0 0 | 0 0 | 0 0 | 0 0 | 0 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 [A] = 52H, LY=0. CY=0 with corry. * [A] = (0 1 01 . 00 1.0 CO100100 - (CA] = A4 , CY = 0)

stack is the group of continuous memory location in main memory that is used for temporary storage of information during the execution of main program. (52) 12012 or 12019 (- At a time two byte data can store at the top of stack, or two byte data can retrieve from the top of stack. It two byte data store at the top of stack, it goes upward with numerically decreasing & ovaler of its address.


31894 DOISH this E - It two byte retrieve from the top of stack it goes downword 1015H (with numerically increasing of its Add. OB address. Stack. > In 6085, two instructions are defined to store or retrieve the two byte data from the top of of stack, i.e. PUSH, POP. PUSH = store POP = Retrive. stack can be initialize in main memory by inst; LXI SP 16 bit olata. SP = 16 bit data => LXI SP 5089H -775 SP-508 -> vuring the execution of CALL MUBROUTING, address of next instruction will store at the top of > Stack works on the principle of (3) LIFO = Last (ip) first (Ip) out. * (i) PUSH Rp. RP = BCJEB. PSW = ACC Hag. Reg. -> operation; when this inst. will execute the content of register pair will store at the topo: - SP = 2019 H LXI SP, 2019 H stack TXI B, 2086H -[80] = [80] = [80] PUSH B. TIVI AC. Atter the execution of PUSH instruction, con of s.P. will decrease by two. Add mode = Reg. add mode = source push M-CY. = 1005 PUSH D Ry. mode. sww. Mete : OIt is alota transfer instruction. se status of flag will not affect. @ There is no conditional push instr.

www.raghul.org






- -> To develop subvoutine in BOBS two instructs are define.
 - (i) CALL.
 - (ii) RET.
 - (i) CALL inst -It is of two types-
 - 1 Unconditional CALL inst.
 - @ Un conditional CALL inst 7
 - * CALL, 16 bit add
 - -> I WS = 3 Byte
 - roperation: when this instruction will execute control/execution will transfer at 16 bit vector location given in the instruction but before transfer, address of next instruction will stove at the top of stack.





Add mode - Immediate add mode S R'R WW = 18T. CAL 1007 13 1008 42 1009 100A LXI SP R7 FFH Example -> . 1000H: CALL 1006H Adder the execution 1003: POP H 1006: value of SP 4 HLPair -TSP = 27 FFH (a) 27 FT 1006 b) 27 F D 1003 [HL]=1006 C 17 FF 1006 3 27 FF 1003 (b) Conditional CAL inst.: 16 bit add .; CALL inst. will execute if CY=1 CC CHE 11. 11 7=1 C 2 11 11.5; 1, 7=0 CMZ " B= 0 CP 1.1 S= 1 CM 1,8 P=1 1.10 CPE 11 P=0 1.5 7.5 6.1 31 11 1 11 CPO - 2 ws = 3 Byte. - operation - 34 condition satisfy then CALL inst will execute otherwise skip it. Add mode: Sumediate Add mode

© Wiki Engineering

www.raghul.org







Conditional RET inst 7.

```
RC no operand; RET inst will execute if 17=1.
                       11 11 7=1
RMC
                          11 Z= D
RZ
                11
                          " S = D
RHZ
                             S= 1
RP
R.M "
                             P=1
        10 5 10 10 12 12
RPE "
        " ! " " P=0.
 RPD "
```

- -> INS= 1 Byte.
- Operation is 34 condition satisfy then RET will execute, otherwise skip it.
- Add. mode : Indivect Reg. Mode - Purplicit Add Mode.
- M-LY -> cond satisty. -> SRR cond. not entisty -> S/F*

Mote: - It is data transfer inst. so status of Hag will not affect.

RESTART =>


- > It is just like one byte CALL inst. 60
- This inst. is used when execution trap among the interrupts.
- -> 2+ is like as s/w interrupt.
 - * RSTM nooperand
- -> 2WS = 1 Byte.
- -> N=0,1,2,3,4,5,6,7.
- order (execution) will jump at the specific vector location of memory page no. oot.

1	1015 ± 05]
Page	HO. XX YY H
V	0044.

Notel	XX	15	the
thexa	decin	191	conv.
04	HYB	×	

2HSt.	
RSTH	
RSTO	
RST 1	
RST 2	
RST3	
RST 4	
RSTS	
RST 6	
0 7	

- Add. mode = Implicit add work.



- Add. Mode: Direct add. mode. m-c cyclet - FRR RR 100H LH2 P 2019. 7 1000 CHLD. 1002 COP . (ii) SHLP 16 bit add -> 2WS = 3 Byte. -> Operation: when this inst will execute contents at it will store at the 16 bit memory & address that is given in the inst. 4 content 1 et 'h' will store at next memory address. [L] -> [16 bit add.] [H] - [16 bit addit1]. FRRWW -> 16T. m-cy: 10066 BALE 1006 SHL \$ 2015 -> Add. Mode = Vivert add, mode. (mi) xcHq no operand. - INS = I BYtE. - operation: when this inst. will execute content of HL pair exchange with content of DE bair. 图 所见


-> Add. mode; _ zuplicit add. mode.
Ly Register add, mode.
> Wacks E.
macy = f. (63)
(IV) XTHL no operand.
Source 1 Byte.
-> INS = 1 Byte. -> Operation's When this inst. will execute content -> Operation's When this inst. will exchange from top of
of HL pair will exchange from top of
of HL bair will exchange
Stack.
Tor intermediate storage, memory locations
memory locations
storage, me
XTHL = PUSH + POP.
CILIAI RR.
- M-4+ FINIM RR.
-> Add mode -> Fy Register.
-> Acid 1770s
L7 Indirect Reg.
.(N.) SPHL no. operand.
(N.) SPAL NO. OF
-> 2WS = I Byte.
-> 2WS = I Byte. -> Operation! withen this inst. will execute -> Operation! will why in s.P.
content
-7 - [HL]) LXI SP2015
[SP] - [HL] LXI SP2013
Mote: 34 is indirect method) 1004 - 1004
- stack in
to initialize the stack in 200 = The
main memory.
-7 Add mode To Regis add. SP= He
Ly Regis. add.
- M-43 5

(VI) PCHL nooperand -> INS = 1 Byte. - operation: After the execution of this inst:; content of HL pair will copy in P.C. -7 M-4 - S -> Add mode 's Dog Add. After the ex. of 1001 LXI H 3125 H PCHI ins. nex. will 1004 MVZ A, 29 H tetch from 1006 PCHL. 1007____ Solt ->[HL] = 3125 - [A] = 29 - [PC] = 3125. Motet All above inst. are data transfer inst, so status of flag will not affect. 10th Group. B bit advance anothernatic Inst. (i) ATCR - R = A, B, C, P, E, H, L4 M. - 2 WS = 1 Byte. -- operation's when this inst. will execute content of ik will get added in [A] with carry flag status 4 result will store in [A]. [A] < [A]+[R]+GISB

[A] = 25 H MV2 A 254 Egt [D] = 19 H MVI 7 19 H [A] = 25 H. UY = 0 ORA A [A] = 0010 0101 ATCIT 1001 1000 = [7] [A] = 0011 1110 - CY=C [D] = 19H. -1 C = D つて=0 -1P=0 7 Add. Moder R +M = Reg. add = F. R=M = Individ = F.R. (11) ACI & bit data. - operation: a bit data will get added with [A] with carry flag status 4 result will stor [A] ai [A] - [A]+ & bitdata + CYLSB - Add. mode: Immediate add. mode -> M-4 = FR. (iii) SBBR -> 2WS=1Byte; R= A,B,C,D,E,H,L&M. -> Operation: content of it will get substract from [A] with carry Hag status tresul will store in EAT. [A] < [A] - [R] - CYLEB -- > Add mode ? Reg. Add male. -> M. LY. S. Pam -> F.R

(IV) 3BI abit data operation = [A] - 8 bit data - [CY] - 2 WS- 2 BYte. -> Add Mode is Immediate. -) M-by. F PR. Mote: All above your inst. ADC, ACZ, SBB, SBZ is grithmatic inst. so status of all flag will, affect. 11th Groyt Some advance inst. (1) STC no operand -> IWS = 1 Byte -> Operation: After the execution of this inst, status of carry than will get set, regardless of previous status. - Add mode! Implicit add mode. -> M= 54 ; F: (ii) CMC no operand -> INS = 1 Byte. -> operation: After the execution of this inst. status of carry flag will get complement, - Add mode: Implicit add mode. - m-cycle + Mote: STC 4cmc affect only one flag that is corry of 19.

(111) PAA no- operand. -> Pecinial adjustment of content of Acc. -> Ihis: 1 Byte. -> Operation: Inthen this instr. will execute content of [A] will adjust in BCP format by assume earlier operation was BCP adolition - Add mode - Implicit add mode. > Moter DAA inst. affect status of Motel 1 It lower nibble of [A] is greater than 1001, 0110 will get added in it. @ It I nibble of [A] is 1001 or less than 1001, but A.C = set, then 0110 will get added in it. (8) It U. nibble of [A] is greater than 1001, 0110 wi 9 24 U. nibble of [A] is equal to 1001 or less that 1001, but cresset on will get added in it. After the ex. of PCHL HETAB H IXI inst. next ins. will fete 543 MOV A, L From. @ 6019 H APT H (6) 0379 H VAA @ 6979 H MOV, H.A @ Home of these. PCHL. H C FAB = CHI Solt SZACPET OO I I I CF = [A] 01111001 ADDH =7 -7 00010 10001010 00000011 = [N] -7 [H] = 69 H. 0110 0110 PC+ [HL] 01101001 - TAASTAJ = (PC=6979H) × 9 4 © Wiki Engineering www.raghul.org



(b) 172 no operand. (69) -> Operation: -3 nterrupt enable 7+ will get reset -> ZINIS = 1 - Interrupt procuss will disable. - Add, mode! Implicit. Mote 7 * EI 4 77 are the w/c of control inst so status of thag will not affect, * Mote7 TRAP is & independent of EI 472 (ii) Vectored 4 Non-vectored interrupt Inthen vectored interrupt acknowledge control execution will jump at fixed vector location of memory page OOH. RST 7.5 } vectored. RST 6.5 RSTS. 5 INTR -> Non-rectored. the vector location to non vectored interrupt provide by externally. Vector location But rectored int. 0024 H

© Wiki Engineering

TRAP

RST T.S


RST 6.5

2.2 T29

0 0 3CH

0 0 34 H

0 0 2 C H




Mote > 1 Programer should write EI inst. at the last of interrupt service routine. Mote→@ In externally initiated signal HOLY has the highest priority. Moter 3 MinTime duration for which an interrupt should occur to get definite execution. = 17'5 T of SIM (set interrupt mask) -> mis interrupt is used for. * to wask the interrupt. + to serial transfer of data through soir pin. Note: This inst. execute on the basis of content of acc. - SIM no operand - INS = I Byte. - Operation's on the basis of accumulator this inst: execute as per their property. - Add Mode; Implicit Add. -> m-cy 's f. 77 76 75 Pu P3 SOP SOE X R7.5 IE M7.5 M6.5 M.5.5 serial olata 1 = RST S.S to transfer through the RESTASTO Anterrupt
be RESEL Enable 11 be mask BETEG to SOT Pin. sevial data transfer to be to be much Process will RST75 to Enable.

A. OEH . [A] = 00001110 (72) R3M (Read Interrupt Mask) This interocupt inst. is used for * To known status of pending interrupts. + To know status of masked inter. I used for serial data transfer through sair pin RIM no operand - DWS = 1 Byte - operation t when this inst. execute according its teature information will land in [4] - Add. Made + Implicit - M- 9 5 F. Pa Pe Ps Pu P3 P2 P1 P. SEP IZ-5 26.5 I I S.S IE M7.5 M65 M55 1 RST 5.5 is marked LAT RIT 6.5 is marked. Ly 1 RST 7.5 is masked. serial data 1->1 3 memoral Emple 47 is set froms fer 71 RST S. I is pending Armangh 524 pm. 7 1 RST 6.5 13 pendling. 1 RST 7.5 is pending OUT Obit port = seven sig. dish! Ram & san & mic control inst. so status of

© Wiki Engineering

www.raghul.org



what kind of task is performed by above set of inst.

- @ send bit out on soly pin
- 1 Accept bit in from 5217 pin
- @ Accept RST 7.5 interrypt
- @ Reset RST7.5 interrupt.

COHV-15 Marks.

Q'C IOT = FRR LXI H 2041H MUI A, PGH TT = FR EMP M. TT = FR MOV B, A 47 = F 2H 20 H IOT = FR3 SUB B UT =F OUT 52 H IOT=FRO ZHX H 6T = PS MON M, A 7T=FW HLT.

(1) How many times up execut memory read w/c cycle = 2. (11) How many times up perfor nemory read operation or those many times data read those many times data read those memory.

operation execute or how many time Rp signal will go active low

(V) Total T- State regid

Total time duvation of execution or time elaps in the execution of programme of programme = 3 mm 3.

Soli (i) 6 times. (ii) 16 times. (F+R). (iii) 17 times. (V) 69 T. (V) T = 69 x 1 x 10 = 23 usec.

OF MOP - F = UT total times empsed/Pag=

THZ 100p -> F = UT

THZ 100p -> F = RR/FP = 107/77

```
00101000
      28H = (40)10
                             00100111
  suppose, R=01
            I 32=0,1
        3=039 3 Hins.
   Total T = 7T + 39[18T] + 1[15T] + 4T.
            = 720T.
     MVIB 30H = FR = IT
 -loop 2, MV 3 C FFH = FR = 7 T
                      = F = 4 T
 HOOPI TER C
      JTHZ loopstozes = FRRIER = 107/77
                     = F
                              = UT
       PLR B
                     = FRR/FR = 10T/FT
      7 JHZ Loop2.
                     = F = 4T.
Op. 7 = 2 MH2
        (38) H = (255)10.
Solh
   Total T for inner comp. 255 times.
                 = 254(14T)+1(11T) = 3567 T
   Total T for program = IT + SS[TT+3567 T+417+107]
                            +1[7T+356TT+4T+7T]
                              +4T.
         = 200936 T.
```

© Wiki Engineering

www.raghul.org

Memory Interspacing 4KByk. = 212 XB. n=12 = Add. pins 27 x d. d = 0 = Trata Pins AS AB AT AC AS Ay AS AZ AO 1 1 1 1 1 1 1 1 1 1 = 1114. First find adolvess & data pin orling of memory Find out memory 2 K Byte add varge interfaced RAM. with 8085 IOM MP . 6 WR 6 2 K Byte. Add = 11 Party = 18 2184= 2" XB e dos" A15 J I I AND AD AD AD AS AY AS A. A. A. 11/100000000000 min cold _ 1 € 1111111111

www.raghul.org

FROOH 2, mat means b/w this it min add = FFFFH] process gives value, memo may add = is selected.

Q: 4K Byte RAM, interfaced with BOBS MP. with chip selection logic, CS = AIS. AIY. AI3. Then find its memory interfaced range.

- @ STOOHTO SFFFH
- (6) 6 ODONTO 6 FFFH
- 60 GOOOH to GFFFH47000H to 7 FFFH
- @ SOOOH to SFFFH & 6000H to 6FFFH.

UKByte = 212 x B. Sol'c CS = AIX . AI4 . AI3 Add. = 12. Pata = 8.


AIS AIN AIS AIL AI AIO AS AB AT A6 AS AY AS A, A, A 1 1 × An Aro Ar Ar Ar Ar Ar Ar Ar Ar Ar X=0 0 win" = 6000 H add .

= 0110111111111 wayer = GFFFH

= 0111 00 00000000000 X=1 win

7 0004

011111111111111 mayin = TEFFIN



Case-1 - 34 overcoder to is not given. Higher order bus at = MSB of decoder for Lower order bus at = LSB of decoder \$7. olp of decoder -> i/p of decoder -> Add. Bus Case-2 Value # (ABC) = 0 100 B = A12 C = A11 = 0. + (CBA) - 04 A= A13 = 0. 100 B= A12 = 0. C = A11 = 1. Vate 10/12/11 I/o Interfacing companison). I/o mapped 2/0 interface (Memory mapped I/O int. Characteristic IORP/IOWR 1 Command sig. MEMRY MEMWR IN 4 OUT only two inst are us All me mory related Dinstructions. inst are valid. pata transfer b/w Acc 42/0 @ Execution Data transfer blu is possible only. Hof any memory reg, A+L oberation berform directly with any reg. max = 256 3/p 4 256 0/p des by k Byte memory shared b/w system Mr. of device can be interface interfact. memory 1 2/odevices Less H/w regd. 1 H/w requirement more H/w required (6) speed Slower Faster. Smaller System For longer System (1) Application © Wiki Engineering www.raghul.org

Some important peripherals 8255 = Programmable peripheral interface. 8237 = PMA controller. Jug ! 8279 = Programmable keyboard & display interface. 8259 = Programmable interrupt controller ext. 0155 = Programmable 2/0 port 4 Timer ckt 0254/8253 = Programmable interval timer. Some important oligital 20 74182 = Look ahead carry generator. 74100 = 8 bit parity generator & checker ckt. 7493 = 4 bit binary counter 3477 = seven signment decoder. F490 = decade counter. 2000 = Quad 2 2/p NAMP gate " " NOR 17402 = 11 11 11 ANIT 11 7408 = " " " OR " 7432 = " 11 11 EX-OR 11 7486 = 11 8255 (PPI) It is 40 pin IC. AFTOR FIELDS. BEH PORTE. was three part each having bort sold of , port 1, porte, porté © Wiki Engineering www.raghul.org

-> Every port individually can act as 210 port. -> Portic' can also works as two port as portic' upper & port is lower having port add. of 4 bit (lower nibble 4 uppper nibble). f port i'upper f port i' lower generate control signal for port A 4 port B' respectively It works in two mode. (i) Bit Set Reset mode (BSR) (ii) 2/0 mode. I/o mode Mode 2. mode'1 mode o (Bidirectional mode) (Hand shaking mode) (General mode) (i) mode 0 2 -, In this mode port A', port B, port i general mode] works as 3/0 mode seperately. (ii) Mode i Z, In this mode Port A', Port B' works Handshaking mode I in hand shaking mode 4 Portic upe 4 Port''s lower generate control signespectively. to In this mode of operation (iii) mode 2 Bidirectional mode Port A works in bidirectional mon only 4 port i'upper generate cont

sig for it. w.B. Page-93. Questing 22.


ALAS AY AZ AZ AZ AZ FSH Case 3 X=0 00 1 0 FBH 100 D FFH This is in continuation. CB +1 FOH to FFH BOBG (Introduction) - Comparision b/w 8085 48066. - Internal Architecture. * memory segmentation a Physical add. - Address Mode. 8086 BOBS MP 24 is 40 Pin 2(-> Itis 40 pin SC -> Based on HMOS tech -> Based on Minos tech. -> VCC =5V * YOU = +5V -> operating freq = 5 MH3. -> oferating try, =3MH3. -> 34 is 16 bit MP. -+ It is a list MP - Add. Pin = 20, Pala Pine 18 - Fred Pin = 16, Data Pin = #

www.raghul.org

-> Max memory that can interfa may memory that can interface = 64 k Byte = IM Byte. - Flag Reg 16 bit -7 Flag Reg of 8 bit -> Ho. of Hags = 9 -> Mo. of flags=5

Internal Arch =>

- -> Internal Arch. at 8086 divide in two parts
 - (i) Bus interface unit (BIU).
 - (ii) Execution unit.
 - (i) Bus interface unit (BZW)
 - All type of data & add transfer over buses managed by this part.
 - -> In this part there is a Queue of six location that is used for storage of instruction the tetch during the execution of current inst.



- -> Queue works on the principle of FIFO.
 - (i) EU (Execution unit)
- -> All type of data execution occur in this part
- ALU of BOBC present in execution part

memory segmentation

Mote! = 80 86 MP, 16 bit data can be read from memory (continuous location) in one © Wiki Engineering A It requires 2 m/c eycle to bit data from memon if it Byte at odd address. 1 (84) +But & in the case of 8088 it requires two m/c cycle to read 16 bit data from two continuous memory location (only 8 bit 1 in one w/c eyele), but process 16 bit in one; m-17, so it is externally a bit internally 16 bit MP. Memory segmentation -> IM Byte memory divide in four segment of size 64 kByte in continuous memory locations + each segment used for storage of definite type of information. [Cock signerst = 64 k Byte = Instructions feed in this Sgs Stack signent = 64 k Byte = Temporary information during the execution of main program. Data segment = 64 k Byte 2 data storage. = 16 -> But we use only 4 1 m Byte GURBYE + segment can be defined any where in insyle memory. -> Bottom add . of each seg select in such a way that lower 4 bit should be zero. -> Upper is bit of bottom add . store in a specific type of ver dedicated to segment

code segment = cs (16 bit).

stack segment = ss of (16 bit).

Pata segment = 17 s (11 11).

Extra segment = E s (11 11).



-> Regarding each segment there is another 16 bit reg, that hold the 16 bit add in rang of 64 KByte (0000 H to FFFF H).

Coole segment = Instruction Pointer (IP)

Stack segment = Stack pointer (SP)

Pata segment = Source index (SI)

Extra segment = Pestination index (P2)

* Physical Address

Ext Actual memory Add memory location Add


is similar as program counter (P.C.) of GOBSMP.

CS: IP offset add.

20 = 2134 0 Hard wired zero.

20 = 126 9

Physical = 225 A 9 H
Add.



size of Hag reg is 16 bit. All five flags of BOSE common in BOSG UP Total no. of tlags in 8086 is nine Mine Flags can be divide in two categoryies -> Oconditional flag: - Status of these flags affect according to condition generate in A 4 L operations. No. of conditional flag = 6. carry flag (CY) Parity Flag (P) Auxiliary carry 7/29 (AC) zero flag (z) sign flag (s) over flow flag (0) -3 Process Control Flag:

These flags (status of these flags) used for machine control for process controlling.


Trap flag (T)

Taterrupt flag (2)

Testring direction flag (>).

© Wiki Engineering

www.raghul.org



Addressing mode

Form of effective add present in the instr. is known as add mode.

- O Immediate Add Mode
 - It data itself given in the inst. then immed ate add mode (in the operand.).
- 1) Pirect Add Mode If estective add itself part of inst. then it is known as "direct add mode.
- 3 Indirect Reg. Addit Mode

It EA is given in the form of content of reg

Register relative Add Mode

Relative = B or 16 bit displacement no.

EA = [BX] + 8 or 16 bit displacement no

Mote: BH BL = BX.

AH AL E AX.

1 Base Index add mode

IN _ [Bx] + [SI]or

[DI].

LXIB, 2001 H LXIP, 3001 H. MVIH, OAH

(89)

LOOP.: LTAY B.

STA X P.

IHX B.

IHX D.

PCR H.

JNZ 100P.

HLT.

Q' ORG 7000H

SBEGRM: LXI H, FOODH
MOVA, L
ADD H

JP EH P RST D

EMY : PCHL HLT

Infinite times

[4]=70, [L] =004

[A] = 00 H

[A] = 0000 0000

[A] 0111 0000 S=0.

(PC = 7000H)

W.B. Page 100.

Q'120

MVI 13 XXH

L2 MVI CIFFH

L1 PCR C

JHZ L1

PCRB

PCRB JHZ L2 HLT (XX)M = (M)decine

= FR = IT

= fR = 7T <

= F EUT <

= FRR/FR = NOT/TR

E F = UT

= FRR/FR = IOT / T T =

T 2/TH =

Inner loop completel exe = 3567 T

100×10° = 7T + (H-1) [77 +3567 T +47+107 ++ [T+ +TH+T+326+T+] +4